Abstract As an LSI is on the two-dimensional plane, the number of extemal pins of an LSI does not equally increase to the number of gates Therefore, the number of flip-flops on a scan path is relatively increasing. As the results, the test application time becomes longer. In this paper, three new DIT strategies are proposed to reduce the test application time. Experimental results showed the DFT strategies Muced the test application times by 46 to 82% compared with a conventional full scan design method
INTRODUCTION
According to the recent advance of semiconductor process technology, the circuit densities on LSI are growing and the automatic test design becomes more important. Because the automatic test pattem generation (ATPG) for a sequential circuit is difficult in general, a design for testability @ I T ) must be applied to obtain high fault efficiency. The full scan design method [1,2] is one of popular DIT methods, so far. In the 111 scan design method, all flip-flops (FFs) are replaced with scan FFs. A scan FF is equivalent to a primary input and a primary output at the test mode. In the scan design method, ATPG can be performed for the portion of the circuit excluding the scan path, which is the kemel circuit. Since the kernel circuit of the full scan design LSI is a combinational one, a combinational ATPG algorithm can be applied to it and it can obtain high fault efficiency.
Test application time by the scan design method is the product of the test length of an automatic test equipment (ATE) of the formula (1) and the clock period of the ATE.
TL=(TP+I) X MSL+TP ...(I )
In the fomula(l), TL is test length of an ATE, TP is the number of test pattems of the kernel circuit and is called the ATPGpaltems, MSL is the maximum number of scan FFs on one scan paths and is called the maximum scanpath length.
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Tel:+81-956-9511 Fax:+81-953-5018 e-mail: {yosimura, ohta} @mrg.csdd.mei.co.jp FFs on a scan path connected to the extemal pins increases relatively. Consequently, the full-scandesign test application time becomes longer. The formula (1) shows that the test length of a scan design method can be shortened by shortening the maximum scan path length and/or by reducing the number of ATPG pattems.
In this paper, three DFT strategies are proposed in order to reduce test application times as follows:
(1) DFT stmtegyl : applies the full scan design method with test point insertions to an LSI. (2) DFT strategy2: applies the partial scan design method to an LSI. (3) DFT strategy3: applies the partial scan design method with test
The next section explains the motivation of this research. In section 3, the three DFT strategies are proposed. The effectiveness of the strategies by applying them to practical LSls are showed in section 4. The conclusion and our hture works are described in section 5. point insertions to an LSI.
MOTIVATION
The road map of ITRS [3] predicts that the number of gates increases at a rate of about 40% per year, and the number of external pins increases at a rate of about 10% per year. Experimentally the number of FFs is proportional to the number of gates, and the number of scan paths is proportional to the number of extemal pins, i.e. the increase of the number of scan paths is slower than that of FFs.
Thus, the maximum scan path length is lengthened.
On the other han& the amount of increase of the number of ATPG pattems depends on the structure of a circuit when the number of gates increases. Fig.1 shows the relation between the numbers of gates in the IP (Intellectual Property) circuits including a decoder and the numbers of ATPG pattems of them. In Fig.1 , #TP shows the numbers of ATPG pattems, #GATE shows the numbers of the gates, and #BIT shows the numben of outputs of decoders in the IP circuits.
#TP is increasing in proportion to increase of #GATE. If combinational circuits of a primary output are constituted using Moreover, K is conb-ollable fiom output FFs of blocks whose outputs are connected with the inputs of Bi. Let CSi be a set of scan FFs which control K. E may be also controllable fbm primary inputs. However, since the number of the primary inputs is a negligible amount in many cases, in this ideal LSI model, the primary inputs is not taken into account. In this ideal LSI model, because CSi n C& = empty (i # j, integer of 1 I i, j I m) and OSi n 04 = empty (i # j, integer of 1 5 i, j 5 m), each can be simultanmusly set to each element of CSi. Thus, the number of ATPG pattems of an ideal LSI model is max( E). It is experimentally considered that the structures of practical LSIs is similar to that of an ideal LSI model. In this paper, it is assumed that the number of ATPG patterns of a practical LSI is nearly equal to the maximum number of ATPG pattems of blocks in the practical LSI (Assumption 1).
3-2. DFTStrategy 1
(1) The algorithm of DFTstrategy I Fig. 2 illustrates the algorithm of DFT shtegy 1 which uses the full scan design method with test point insertions. First, the number of ATPG patterns is calculated by applying the full scan design method to each block and by performing ATPG for each block (the 3rd line of Fig.2 ). The inputs and outputs of the blocks are considered as the primary inputs and outputs, respectively. Next, the block with the maximum number of ATPG pattems is selected as a target block (B@) of test point insertions (the 4th line of Fig.2 ). The 111 scan design method is applied to BQi (the 7th line of Fig.2 ) and test points are inserted into B & h e 10th line of Fig.2 ). The full scan design method is applied to other blocks (the 7th line of Fig.2 ). Since the maximum number of ATPG pattems of blocks is nearly equal to that of the LSI (Assumption l), the reduction of the number of ATPG pattems of B@ reduces TL of the formula (I).
(2) f i e Basic Concept of Est Point Insertion
The test point insertion method to reduce the number of ATPG pattems is explained. Fig. 3 shows a target circuit of the test point insertions. CZ through CIO are combinational gates, and nl through n33 are signal lines. nZ through n4 are primary inputs, and n3Z through n33 are primary outputs. The fault k t i o n probability and the value assignmentprobability are defmed as cost functions to reduce the number of ATPG patterns. A target circuit of test point insertions is a combinational circuit.
(Definition 1 : Fault Detection Probubilify)
The fault deiection probubili@ PD (PO$ at a primary output Poiis defined as the rate of the number of signal lines which are reachable fiom a primary output Poi to the total number of signal h e s in a circuit, provided that when a signal l i e 1 which is reachable fiom Poiis reachable to k primary outputs, signal line I is calculated with Z/k. for (each block) 6: {
I :
Calculate the hU scan p5pG pattems for all blocks.
Select the test point inserdon block B, that has the maxi" "G panem.
Apply full scan design method to 8. Example 1: Let us calculate the fault detection probability at n32. The number of signal lines which are reachable to only the primary output n32 is 3 (i.e. signal lines n27, n29, and n32). The number of signal lines which are reachable to two primary outputs including n32 is 9 (i. e. signal lines n6, nZ0, n12, n14, n17, nl8, n19, n25, and  n28) . The number of signal lines which are reachable to three primary outputs including n32 is 6 (i.e. signal lines n l , n2, n4, nll, n15, and n16). Thus, PD(n32) is 28.79% &om (3+9/2+6/3) / (33) .
(Definition 2 : Value Assignment Probability)
The value ussignmentpmbubility PA@ of a signal line 1 is defined as the probability that 0 or 1 is assigned to the signal line 1 at the time of ATPG to detect a fault. The value assignment probability PA@ is calculated by summing up the fault detection probabilities of all the primary outputs which the signal line 1 is reachable to. When a fault is detected at a primary output PO, the value assignment probability is defined based on the concept that 0 andor 1 may be assigned to all the signal lines that are reachable h m POi if the worst comes to the worst. Example 2: Let us calculate the value assignment probability of n25. Since n25 is reachable to the primary outputs n32 and n33, PA(n25) is 66.67% fiom PD(n32) + PD (n33).
On the other hand, test Compaction technique [ 10,12,13] of ATPG pattem shows that compaction efficiency becomes high if an ATPG pattem includes many don't cares (Xs). If value assignment probabilities of primary inputs are low, the probability that the values of primary inputs are Xs becomes high, so that compaction efficiency may be high. The number of ATPG pattems can be reduced if compaction efficiency becomes high.
In this test point insertion methd test points are inserted into signal lines so that value assignment probabilities of primary inputs are made low. Let PI@ be a set of primary inputs which are reachable h m a signal line /, let PO@ be a set of primary outputs which a signal line 1 is reachable to, let boi (i=1,2,. . ., m) be each element of PO@, and let m be the number of PO@. The test point insertion into 1 may reduce the value assignment probabilities of the primary inputs which are 0 Pl(lpo.). The concept of the test point insertion is that the value &ignment probabilities of primary inputs as many as possible are reduced by the test point insertion. In this paper, test points are inserted into signal lines which are fan-out stems with high value assignment probabilities and whose level are multiples of n (n is a positive integer). Since we do not aim at the proposal of the refined test point insertion algorithm, in this paper, we will consider it in our hture work. In Fig.3 , /(RA ( I ) is denoted on a signal line 1. Each value assignment probability of the primary inputs of Fig.3 is as follows. PA(n1) =loo%, PA(n2) =loo%, PA(n3) =71.21%, and PA(n4) =loo%. In this example, test points are inserted into signal lines which are fan-out stems (the value assignment probabilities are more than 60%) and whose level are multiples of n (n=3) Fig.4 . In Fig.4, n25 is modified to the primary input n25pi and the primary output n25p0, and n28 is modified to the primary input n28pi and the primary output 1128'0. Each value assignment probability of the primary inputs of Fig.4 is as follows. PA(n1) =60.48%, PA(n2) 40%, PA(n3) =48.57%, PA(n4) =63.33%, PA(n25pi) =39.52%, and PA(n28pi) =3 1.91%. The maximum value of the value assignment probabilities of primary inputs can be reduced &om 100% to 63.33% by inserting test points into n25 and n28.
3-3. DFTStrategy 2 (I) The Algorithm of DFTStrategy 2
Fig .5 illustrates the algorithm of DFT strategy 2 which uses the partial scan design method. First, the number of ATPG pattems is calculated by applying the 111 scan design method to each block and by performing ATPG for each block. (the 3rd line of Fig.5 ). The inputs and outputs of the blocks are considered as the primary inputs and outputs, respectively. Next, the block with the maximum number of ATPG pattems is selected as a target block (B') of 111 scan design (the 4th line of Fig.5 ). The number of A T E patterns of B ' will increase further if the partial scan design method is applied to Bp. In DET strategy 2, our purpose is to keep the number of ATPG patterns of an LSI. Therefore, the full scan design method is applied to B ' (the 9th line of Fig.5 ). The partial scan design method is applied to other blocks (the 13th line of Fig.5) , ATPG is performed, and the number of ATPG patterns is calculated (the 14th line of Fig.5 ). Here, let TP@) be the number of ATPG patterns of block B. The numbers Calculate the fill scan "C pattems for all blocks.
Selat the full scan design block BB that has the maximum I\;TpG panern.
5:
for (each block) 6 Calculate the partial scan A T K pattem for B,.
*le V ( B J > TP(Bd )
17:
Add scan FFs to B, in order to make the sequential depth of B, shallow. 
(2) The Basic Concept of the Partial Scan Design method
This partial scan design method selects FFs to replace with scan FFs SO that circuit structure has acyclic structure [8-111 in order to guarantee high fault efficiency. Moreover, the fault in an acyclic sequential circuit has the feature [2] that it is detectable with the number of ATPG patterns which is not more than sequential depth [2, 6]+1 of the circuit. Therefore, the number of ATPG patterns for one fault can be reduced by making a sequential depth of a circuit shallow. Moreover, in the partial scan design m e t h a output FFs of a block have to be replaced with scan FFs as described in section 3-1. When the number of ATPG pattems of a partial scan design block exceeds T P O , scan FFs are added to the block in order to make the sequential depth of a circuit shallow.
3-4. DFT Strategy 3
Fig6 illushates the algorithm of DFT shategy 3 which uses the partial scan design method with test point insertions. First, the number of ATPG pattems is calculated by applying the 111 scan design method to each block and by performing ATPG for each block. (the 3rd line of Fig.6 ). The inputs and ouputs of the blocks are considered as the primary inputs and outputs, respectively. Next, the block with the maximum number of ATPG pattems is selected as a target block (B . of test point insertions (the 4th line of Fig.6 ). Next, the full scan design is applied to B & h e 5th line of Fig.6 ), test point insertion is performed for B@ (the 6th line of Fig.6 ), ATPG is performed for B@, and the number of ATPG patterns is calculated (the 7th line of Fig.6 ). The maximum number of ATPG pattem is set into T,, (8th line of Fig.6 ). Next, the partial scan design method is applied to other blocks (the 11 th line of Fig.6 ), ATPG is perform4 and the number of ATPG patterns is calculated (the 12th line of Fig.6 ). The numbers of ATPG patterns of blocks must not exceed T,, SO that T,, is nearly equal to the number of ATPG patterns of an LSI. Thus, this algorithm takes notice that the numbers of ATPG pattems of partial scan design blocks must not exceed T'(ft om 13th line to the 16th line ofFig.6). By inserting test points for+, the number of ATPC patterns of an LSI can be reduced. By applying the partial scan design method to blocks except B@, the number of scan FFs on an LSI can be reduced Thus, the shortening of the maximum scan path length and the reduction of the number of ATPG pattems of B@ reduce TL of the formula (1).
c!

EXPERIMENTAL RESULTS
In this section, the experimental results of the three DFT strategies are described by applying them to the practical LSIs. Platform of experiments is as follows. CPU: Ultra SPARC 11, Frequency: 450MHz, and SPECint@19.7.
4-1. Experimental Cimits
The chancteristic of the LSIs is shown in Tablel. LSI, KATE, #PI, #PO, #PI0 and #FF denote the circuit names, the numbers of gates, the numbers of primary inputs, the numbers of primary outputs, the numbers of bi-duectional external pins and the numbers of FFs, respectively. test points, the fault efficiencies, the numbers of ATPG patterns, the m a x i m m of value assignment probabilities of inputs of the blocks before test point insertions, and the maximums of value assignment B33 B34
4-2: Experimental Results of DFTStrategy I
We applied DFT strategy 1 to #1, #2 and #3. Table2, Table3 and Table4 show the characteristic and the results of the full scan ATPG of the blocks included in #1, #2 and #3, respectively. We did not show small blocks that the numbers of FFs are less than 100. BLOCK, #SFF, FE and #TP mean the names of blocks, the numbers of scan FFs, the fault efficiencies, and the numbers of ATPG pattems, respectively. In Table2, the number of ATPG pattem of B 15 was the maximum. Thus, B15 was selected as a test point insertion block. Similarly, B28 was selected in #2, and B33 was selected in #3. probabilitik of inputs of the blocks after test point insertions. One test point consists of a scan FF and a 2-input-multiplexer. Test points were inserted into fanout stems whose value assignment probabilities were 60% or more and whose levels were multiples of n until the maximums of value assignment probabilities of inputs of the blocks were reduced by 70% or less. First, 16 was set into n, Second, 8 was set into n, and finally 4 was set into n. As shown in Table 6 , DFT strategy 1 could shorten the test lengths by 46 to 82% as compared with those of the full scan design method. In Table5, the number of ATPG pattems of B15 was smaller than that of B12 shown in Table 2 . Since the number of ATPG pattem of B 12 is nearly equal to that of #I, the RR of #I was lower than that of B15.
4-3. Experimental Results of DFTStrategy 2
Next, we applied DFT strategy 2 to #1 and #2. In #3, because the ratio of the number of scan FFs to all FFs was more than 90%, the experimental result would not be shown in this paper. In Table2, the number of ATPG patterns of B 15 was the maximum, thus B 15 was selected as a full scan design block. Similarly, B28 was selected in #2.
The partial scan ATPG is performed for blocks except the 1 1 1 scan design blocks. All partial scan design blocks satisfied the following two conditions. (Condition 1) Fault efficiency of each block is more than 99.5%. (Condition 2) The number ofATPGpanems for each block is less than that of B,+ Partial scan design LSls can obtain the same fault efficiency as full scan design LSIs by satis@ing Condition 1, and the number of ATPG patterns of Bfi will be nearly equal to that of an LSI by satisfjmg Conditions 2. When not satisfjmg either of two conditions, scan FFs were. added in order to make the sequential depths of blocks shallow. Table 7 shows the result of ATPG for the partial scan design LSIs in comparison with those for 111 scan design LSIs. As shown in Table7, DFT strategy 2 can shorten the test lengths by 58 to 63% as compared with the those of the 111 scan design method.
4-4. Experimental Results of DFTStrategy 3
Next, we applied DFT strategy 3 to #1 and #2. In Table2, the number of ATPG pattems of B15 is the maximum, thus B15 was selected as a test point insertion block. Similarly, B28 was selected in #2.
After the test point insertions, the maximum numbers of ATPG patterns of blocks are set into TA. T,-of#l was 873 (#TP of B12 shown in Table 2 ) and T,, of #2 was 1646 (#TP of B28 shown in Table 5 ). The numbers of ATPG patterns of B16(918) and B29(2227) that are the partial scan design blocks exceeded T d of #1 and #2, respectively. We added 62 scan FFs to B16 in order to make the sequential depth of B 16 shallow h m 29 to 15. In the same way, we added 331 scan FFs to B29 in order to make the sequential depth ofB29 shallow fiom 5 to 3. #TP(499) of B16 became less than Tm(873)of#l and#TP(1022)ofB29becamelessthan T,,(1646) of#2.
Table8 shows the results of ATPG for the partial scan design LSIs with test point insertions in comparison with those for full scan design LSIs. As shown in Table 8 , DFT strategy 3 can shorten the test length by 49 to 55% as compared with the case of the 111 scan design method. 
CONCLUSION
In this paper, we proposed three DFT strategies:
(1) DFT strategy 1 : the full scan design method with test point insertions.
(2) DFT strategy 2 : the partial scan design method. These strategies are based on the assumption that the maximum number of ATPG patterns of blocks is nearly equal to the ATPG patterns of an LSI. We compared the strategies and the full scan design method experimentally and we found following results.
(1) the test lengths were shortened by 46 to 82%. (DFT strategy 1) (2) the test lengths were shortened by 58 to 63%. (DFT strategy 2) (3) the test lengths were shortened by 49 to 55%. (DFT strategy 3) Moreover, we proposed the value assignment probability, which expresses the compaction efficiency of test patterns as a cost function of the test point insertion in order to reduce the number of ATPG patterns.
(1) developing an excellent algorithm for test point insertion to reduce the number of test points. (2) developing a new DFT strategy which is took Built-In Self Test (BIST) [4] into consideration.
Our future works are:
